

**CONFIGURABLE DEDICATED LOGIC IN PLDS**

This application claims the benefit of U.S. Provisional  
Application No. 60/213,633, filed June 23, 2000 and is hereby  
5 incorporated by reference in its entirety.

**Field of the Invention**

The present invention relates to a method and/or  
architecture for implementing programmable logic devices (PLDs)  
generally and, more particularly, to a method and/or architecture  
for implementing configurable dedicated logic in PLDs.

**Background of the Invention**

Complex programmable logic devices (CPLDs) and field  
programmable gate arrays (FPGAs) are frequently implemented to  
compute arithmetic and other functions. Multiplication functions  
are complex, particularly for 32-bit inputs, and consume  
considerable device resources on both FPGA and CPLD devices.  
Additionally, multiplication functions are slow in CPLDs and/or  
20 FPGAs. However, multiplication functions are frequently used in

0325.00361

CD00047

digital signal processing (DSP) and communication areas, including signal processing, filtering, multimedia, etc.

An example of an approach for improving the performance of CPLDs and FPGAs using adders and comparators can be found in U.S. Patent 5,448,185, which is hereby incorporated by reference in its entirety.

Conventional multiplication methods use considerable device resources, resulting in slow multiply functions. A multiply function can be implemented as discrete multiplication blocks (i.e., to create partial products) that are fed to an adder (i.e., to add all the partial products, with appropriate shifting). Conventional multiplication methods may force a user to implement a larger device than desirable, since additional functionality needs to be added around the multiplier. The size of the multiplier frequently limits resources available for other functionality of the device. For example, an 8 x 8 combinatorial signed multiplier requires approximately 66 % of a cluster (2318 square mils of silicon) when implemented as programmable logic.

Additionally, CPLDs and FPGAs are frequently used to implement cyclic redundancy check (CRC) functions. CRC functions use a chain of XORs with a feedback that may be implemented as

0325.00361  
CD00047

discrete blocks, in a similar manner to the way a multiplier can be implemented as discrete blocks. CRC functions are based on XOR chains and consume considerable resources on CPLDs, especially for 32-bit inputs. A 32-bit CRC function uses two logic blocks on a typical CPLD. CRC functions are used in the communications area for error checking and forward error correction. Several flavors of CRC are used in telecommunication devices.

One such conventional approach for CRC involves creating a XOR function from programmable logic resources on the device, usually from AND and OR gates, and sometimes also using a memory as a look-up-table (LUT). Such an implementation results in a large and/or slow function that requires a large area for implementation. Another such conventional approach for CRC involves creating a CRC function from the programmable logic resources on the device, usually from AND and OR gates, and sometimes using carry chain XORs. Such an implementation results in a slow function, which limits overall system performance. For example, a conventional 32-bit combinatorial XOR function runs at 61 MHZ max on a particular programmable technology and architecture. Conventional CRC approaches have (i) slow combinatorial functions or (ii) fast pipeline functions requiring multiple cycles of latency both of

0325.00361  
CD00047

which limit overall system performance. For example, a 32-bit CRC requires 33 macrocells (i.e., 2 logic blocks), when pipelined can run at 140 MHz maximum and when non-pipelined can run at 70 MHz maximum for a particular programmable technology.

5

### Summary of the Invention

The present invention concerns an apparatus comprising one or more logic circuits. The one or more logic circuits may be configured to provide computations. The one or more logic circuits generally comprise dedicated logic within a programmable logic device (PLD).

The objects, features and advantages of the present invention include providing a method and/or architecture for implementing a configurable dedicated logic in PLDs that may (i) provide a fast multiplier functionality, (ii) provide higher performance multipliers, (iii) provide a space efficient approach for multipliers, (iv) allow an implementation of designs on smaller devices, (v) allow implementation of designs on cheaper device and/or (vi) reduce associated cost of multipliers (e.g., extra die area required). Alternatively, the present invention may provide a method and/or architecture for implementing a configurable

dedicated logic PLDs that may (i) provide a fast CRC functionality  
(ii) provide higher performance CRC functionality, (iii) allow  
implementation of designs on smaller devices, (iv) allow  
implementation of designs on cheaper devices, and/or (v) reduce  
5 associated cost of CRC functions (e.g., the extra die area  
required).

#### **Brief Description of the Drawings**

10 These and other objects, features and advantages of the  
present invention will be apparent from the following detailed  
description and the appended claims and drawings in which:

FIG. 1 is a block diagram of a preferred embodiment of  
the present invention;

15 FIG. 2 is a block diagram of another embodiment of the  
present invention; and

FIG. 3 is a block diagram of another embodiment of the  
present invention.

#### **Detailed Description of the Preferred Embodiments**

20 Referring to FIG. 1, a block diagram of a circuit 100 is  
shown in accordance with a preferred embodiment of the present

0325.00361  
CD00047

invention. The circuit 100 generally comprises a number of inputs 102a-102n, a logic block (or circuit) 104 and a result block (or circuit) 106. The logic block 104 may comprise an input register section 108, an output register section 110 and a logic section 112. In one example, the input register section 108 and the output register section 110 may be implemented as a single I/O register section. In another example, each of the input and output register sections 108 and 110 may comprise a number of registers. In another example, the logic section 112 may be implemented as a programmable logic section. In another example, the logic section 112 may be implemented as a multiplier. However, the input register section 108, the output register section 110 and the logic section 112 may each be implemented as another appropriate device in order to meet the criteria of a particular implementation.

Each of the inputs 102a-102n may have an output 114a-114n that may present a signal (e.g., INa-INn). Each of the signals INa-INn may be presented to an input 116a-116n of the input register section 108, respectively. For example, the input 102a may have the output 114a that may present the signal INa to the input 116a. Similarly, the input 102n may have the output 114n that may present the signal INn to the input 116n. In one example,

0325.00361

CD00047

the signals INa-INn may each be implemented as a multi-bit or a single-bit signal in a serial or parallel configuration.

The multiplier 112 may receive the input signals INa-INn from the input register section 108. The input register section 108 may store the input signals INa-INn. The multiplier 112 may be implemented to provide computation. The multiplier 112 may multiply the input signals INa-INn. However, the multiplier 112 may be implemented to complete other computations of the input signals INa-INn. The multiplied output may be presented to the output register section 110. The output register section 110 may store the multiplied output. The output register section 110 may have an output 120 that may present a signal (e.g., OUT). The signal OUT may be presented to an input 122 of the result circuit 106. In one example, the signal OUT may be implemented as a multiplied output of the multiplier 112. In another example, the signal OUT may be implemented as a multi-bit and/or single-bit signal in a serial or parallel configuration. The signal OUT may be generated in response to the signals INa-INn.

The circuit 100 may be implemented as a programmable logic device (PLD). The circuit 100 may provide an architecture for implementing configurable hard wired (e.g., dedicated logic)

0325.00361

CD00047

multiplier functionality of varying width in a PLD. A hard wired block is generally a fixed implementation of a given functional block on silicon. The inputs and outputs to the hard wired block may be connected to a routable interconnect. However, the hard  
5 wired block is not generally composed of programmable elements. It is composed of circuits implemented directly on silicon. Hard wired blocks are generally smaller and faster than the same functionality implemented utilizing programmable logic elements only.

10 The circuit 100 may provide an architecture for implementing configurable hard cyclic redundancy check (CRC) functionality of varying width in a PLD. Additionally, the circuit 100 may provide hard wired logic functionality of varying width. In one example, the circuit 100 may be implemented as a  
15 programmable logic configured as a variable width multiplier. In another example, the circuit 100 may be implemented as a hard wired, dedicated logic block. For example, the hard wired dedicated logic block may be implemented as a hard multiplier block on silicon (e.g., not composed of programmable elements).  
20 Additionally, the circuit 100 may be implemented as an adder, subtractor, CRC checker, divider, multiplier, comparator, parity



0325.00361

CD00047

generator, XOR trees, or other appropriate functions implemented as a hard wired block.

The circuit 100 may illustrate a single hard wired multiplier. However, the circuit 100 may implement another appropriate number of hard wired multipliers (to be described in connection with FIG. 2). Additionally, the hard wired multiplier 100 may be implemented with any appropriate width and/or depth in order to meet the criteria of a particular implementation. For example, the circuit 100 may be implemented with a number of 8-bit hard wired multipliers.

Referring to FIG. 2, a block diagram of a circuit 200 is shown in accordance with another preferred embodiment of the present invention. The circuit 200 generally comprises a number of logic circuits (or blocks) 202a-202n, an adder block (or circuit) 204 and a result block (or circuit) 206. In one example, each of the logic circuits 202a-202n may be implemented as multipliers. In another example, each of the logic circuits 202a-202n may have configuration similar to the logic circuit 100. However, each of the logic circuits 202a-202n may be implemented as another appropriate width and/or depth configuration in order to meet the criteria of a particular implementation. Each of the multipliers

0325.00361  
CD00047

202a-202n may have an input 210 and an input 212. The multipliers 202a-202n may receive a number of signals (e.g., INa-INn) at the inputs 210a-210n and the inputs 212a-212n. The signals INa-INn may each be implemented as single-bit and/or multi-bit signal in a parallel or serial configuration. For example, the multiplier 202a may have the input 210a that may receive the signal INb and the input 212a that may receive the signal INd.

Each of the multipliers 202a-202n may also have an output 214a-214n that may present a signal (e.g., MULTia-MULTIn), respectively. Each of the signals MULTia-MULTIn may be presented to an input 216a-216n of the adder block 204. In one example, the signals MULTia-MULTIn may each be implemented as a multiplication output signal. In another example, the signals MULTia-MULTIn may each be implemented as a single-bit and/or a multi-bit signal in a parallel or serial configuration.

The signals MULTia-MULTIn may be presented to a number of inputs 216a-216n of the adder block 204, respectively. Additionally, the adder 204 may have a number of inputs 218a-218n that may receive a number of signals (e.g., SHIFTa-SHIFTn). In one example, the signals SHIFTa-SHIFTn may be implemented as shift inputs to a carry chain adder. In another example, the signals

0325.00361  
CD00047

SHIFTa-SHIFTn may be implemented as bit shift signals into any adder. In another example, the signals SHIFTa-SHIFTn may be implemented as multi-bit signals. The shift signals SHIFTa-SHIFTn may be used when adding the partial products (MULTIa-MULTIn) to form the result of the multiply operation. For example:

$$\begin{array}{r} AB \\ \times CD \\ \hline D.B \\ A.D\leftarrow \\ C.B\leftarrow \\ + C.A\leftarrow\leftarrow \\ \hline RESULT \end{array}$$

Where the arrows ' $\leftarrow$ ' may represent logical shifts and the '.' may indicate multiplication. The logical shifts SHIFTa-SHIFTn may be implemented as input signals to the carry chain adder, or to another appropriate type adder. Effectively, the shifts are generally replaced with 0 when the addition is done, so the result is:

$$RESULT = D.B + A.D0 + C.B0 + C.A00$$

The adder block 204 may also have an output 220 that may present a signal (e.g., OUT) to an input 222 of the result block 206. The signal OUT may be implemented as an addition result signal. Additionally, the signal OUT may be implemented, in one example, as a multi-bit and/or single-bit signal in a parallel or

serial configuration. The signal OUT may be generated in response to the signals MULT1a-MULTIn. Additionally, the signal OUT may be generated in response to the signals SHIFTa-SHIFTn. In one example, the adder 204 may be implemented as a 32-bit adder. In  
5 another example, the adder 204 may comprise a sequence of 8-bit or other appropriate size carry chain adders. In another example, the adder 204 may be implemented as a number of carry chain units of varying widths. However, the adder 204 may be implemented as another appropriate width and/or number of adders or carry chains  
10 in order to meet the criteria of a particular implementation.

The circuit 200 may illustrate a single hard wired multiplier. However, the circuit 200 may be implemented to provide a varying number and/or widths of multipliers. For example, the circuit 200 may be implemented with a number of 8-bit hard wired  
15 multipliers. The 8-bit hard wired multipliers 202a-202n may be configured as:

an 8-bit multiplier;

an 16-bit multiplier (e.g., using four 8 x 8 bit multipliers);

20 an 24-bit multiplier (e.g., using nine 8 x 8 bit multipliers); and

0325.00361  
CD00047

an 32-bit multiplier (e.g., using sixteen 8 x 8 bit multipliers).

The hard wired 8-bit or any size multipliers 202a-202n may be connected, in one example, by a routable interconnect (e.g., a programmable interconnect matrix, not shown). The routable interconnect may link function blocks (e.g., the multipliers 202a-202n and the adder 204). Additionally, the routable interconnect may allow the 8-bit hard wired multipliers 202a-202n to be configured as a number of variable width multipliers. The signals SHIFTa-SHIFTn may allow addition of the partial products created by the multiply function (e.g., the signals MULTIa-MULTIn).

Referring to FIG. 3, a block diagram of another preferred embodiment of the present invention is shown, marked with primed notation. The circuit 200' may be similar to the circuit 200. The circuit 200' may illustrate a pipeline configuration of the circuit 200. The circuit 200' may additionally comprises a number of registers 250a-250n, (where n is an integer) a number of registers 252a-252n (where n is an integer) and a register 254. A particular number of registers 250a-250n, 252a-250n and 254 may be varied in order to meet the criteria of a particular implementation. In one example, the registers 250a-250n, 252a-250n and 254 may be

0325.00361

CD00047

implemented as pipeline register stages. However, other appropriate type registers and/or stages may be implemented in order to meet the criteria of a particular implementation. The registers 250a-250n, 252a-250n and 254 may be implemented to  
5 increase a throughput of the circuit 200'. However, the circuit 200' may require extra cycles of latency.

The multiplier 100 (or 200) may require less die area (e.g., an estimate 6 square mils of silicon for a 8-bit multiplier on a 0.18 um process) than an equivalent multiplier implemented as  
10 programmable logic. Additionally, the multipliers 100 may allow a reduced size of implementation allowing increased availability for other functionality. The circuit 100 may result in a faster (because it is smaller and has less routing delays) multiplier that may provide increased performance over conventional multiplier  
15 implementations. The multiplier 100 may be implemented in communication devices and/or designs. The circuit 100 may be particularly suited for digital signal processing (DSP) devices and/or designs.

The circuit 100 may provide a fast and reduced area  
20 multiplier and/or adds solution to a user, since the circuit 100 may already have an implemented multiplier. The multiplier may

0325.00361  
CD00047

require a minimal die area to implement hard multipliers. If a user requires a multiplier in a design, the multiplier 100 may allow a multiplier without any significant programmable logic resources. However, if the user does not require a multiplier in  
5 a design, then the hard multiplier 100 may not occupy a significant amount of die area.

The circuit 100 may allow the user to implement a design on a smaller and/or cheaper device. The circuit 100 may reduce cost of implementing a multiplier in a programmable logic device.  
10 Additionally, the circuit 100 may provide an architecture for implementing configurable hard wired multiplier functionality in CPLDs.

Alternatively, the circuit 100 (or 200) may be implemented to provide fast CRC functionality. Furthermore, the  
15 100 may provide increased CRC performance over conventional CRC architectures. The hard wired 8-bit XORs 202a-202n may be configured as:

an 8-bit CRC (e.g., 8-bit XOR gate);

an 16-bit CRC (e.g., 2 X 8-bit XOR gates);

20 an 24-bit CRC (e.g., 3 X 8-bit XOR gates); and

0325.00361  
CD00047

an 32-bit (or above) CRC (e.g., 4(or more) X 8-bit XOR gates).

The hard wired 8-bit XOR gates 202a-202n may have programmable feedback coefficients. The programmable coefficients may allow any flavor of CRC to be implemented (e.g., 12-bit CRC, 16-bit CRC, etc.).

The circuit 100 (or 200) may provide a fast CRC configuration. The circuit 100 may provide increased performance over conventional CRC architectures. The circuit 100 may be implemented in the communications area, where CRCs may be frequently used. The circuit 100 may provide a fast and essentially free CRC solution to a user, since the circuit 100 may already have an implemented CRC functionality. The circuit 100 may allow the user to implement a design on a smaller and/or cheaper device. The circuit 100 may reduce cost of implementing CRC functionality. Additionally, the circuit 100 may provide an architecture (e.g., inserting registers between stages to pipeline a design) for implementing configurable hard wired CRC functionality in PLDs.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it



0325.00361  
CD00047

will be understood by those skilled in the art that various changes  
in form and details may be made without departing from the spirit  
and scope of the invention.

0325.00361  
CD00047